The present work consists of designing a Single Balanced Mixer (SBM) with the 65 nm CMOS technology, this for a 1.9 GHz RF channel, dedicated to wireless applications. This paper shows; the polarization chosen for this structure, models of evaluating parameters of the mixer, then simulation of the circuit in 65nm CMOS technology and comparison with previously treated.
I. Introduction
With the multimedia's advent, the aspect of embedded systems, of RF architecture of transmission / reception channel; require a reduction in size and energy consumption with equal performances. In this stage, advanced CMOS technologies are therefore a new way now increasingly studied for the design of RF functions, the transition frequency of CMOS transistors is inversely proportional to the length of the channel, and has, as such, steady progress of lithography. In a radio-frequency wireless, especially in a superheterodyne architecture, the frequency mixer is an indispensable module which the impact is critical on the performance of all functions [1] . This paper describes a work which develops the design of a single balanced mixer (SBM) with a 65 nm CMOS technology, this for a 1.9 GHz RF channel, dedicated to wireless applications, starting with the polarization of the circuit, calculations of evaluating parameters mixer, then a simulation of the circuit with discussion of results, and finally a potential comparison with the technologies already adopted.
II. Modeling of evaluating mixer 'Parameters

Architecture of the SBM Mixer
The architecture of the mixer design, shown in Fig.2 , is of the type single balanced (SBM).
This structure requires that transistors CMOS M2 and M3 must be identical. The CMOS M1 receives the RF signal and acts as the voltage / current converter. The current trail Is is shared equally among the coupled sources M2 and M3. Thus, the signal varies the drain-source current of M1, and the switching operation of M2 and M3 multiplies this variation by the signal coming from a local oscillator. Finally, the output signal is represented by the voltage between the drains of CMOS M2 and M3 [2] .
We have chosen sizing for CMOS 65 nm technology (M1, M2, M3, M4) [3] . 
Conversion Gain
The chosen architecture is an architecture single balanced with the two CMOS M2 and M3 of the differential pair are on commutation mode (Fig. 2) , so the output current is controlled by the state of the VCO signal generated by the local oscillator which allows write:
.
With is the Fourier transform of the VCO signal:
According to the circuit and the internal structure of CMOS M1 we have:
is the Transductance of the CMOS M1 is the bias voltage of the M1 CMOS gate, and is the DC component of the signal Then we obtain:
And as = we can write:
The conversion gain is [5] :
On the ADS2009 tool we have chosen a model for CMOS 65nm technology [7] . According to a simplified modeling of the internal structure of the transistor M1, we found g which is in the range of 34mA / V; this gives a theoretical conversion gain equal to 13.55dB.
Non-linearity
Like any electronic device with nonlinears active components, the mixer has an output power curve based on that of the entry and presenting a saturation zone. It is characterized by the 1 dB compression point, defined as the RF input power for which the conversion gain is reduced by 1 dB [6] (Fig.3) . Also called the intermodulation level of order 3, characterizes the distortion of the system, in effect: we can notice that around two useful rays f1 and f2, can be superimposed two other very close rays (2.f1 -f2) and (2 . f2 -f1) that can't be easily filtered out (Fig.4) [6] . IIP3 is given by the relation:
or Power is the input power.
 Isolation
Isolation is translated by the power coupled from one port to another. In general for a mixer, whatever its type, isolation is the most critical between RF and LO ports because of their closest frequencies and therefore difficult to filter [5] .
I _ will represent the ratio between the local oscillator's power on the channel RF and local oscillator's power injected into the mixer.
The noise figure NF of a mixer is defined conventionally as the degradation of signal to noise ratio between the input and the output [5] :
III. Simulation results and frequencies are respectively 1.9 GHz and 1.8 GHz which provides to an intermediate frequency IF of 100 MHz.
Transient signals
The Figure 5 show the shape of the IF output signal whose frequency is 100 MHz. Such a chronogram represents in fact the RF carrier and the useful signal IF that we will have to restore it after an adequate filter. The following figure shows V(t), it's the output signal Vout (t) after inserting a filter . 
Harmonic responses
The Figures 7 and 8 show the harmonics response of order 5 of and signals whose basic rays are represented respectively by 1.9 GHz and 100 MHz frequencies. 
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dBm Gain
We obtain the function shown in Fig.9 , which represents a linear zone (horizontal) where the output is directly proportional to the input, and an area decreasing from -11.5dBm resulted by the non-linearity of the mixer circuit. As shown in Figure 10 , it's the gain value for which the output power (Vout_dBm1) does not follow its right line (Line1) with a difference of 1 dB. It corresponds well to an RF power equal to -11.5 dB. 
Interception Point Order 3 (IIP3)
The simulation result shown in Fig.11 , and (equation 7) lead to an IIP3 value in the order of 6 dBm. Isolation report (equation 8) is represented in Fig.12 ; it is equal to -37.704dB for 1.9 GHz RF frequency From the curves we obtain: NIF=4.266nV and NRF=0.383nV and knowing Gconv = 12.425dB, by the relation (9) the noise figure is 8.92dB.
IV. Comparison of performance obtained with recent mixers
According to the simulation results found, choosing the 65nm CMOS technology with the design of other parameters (Rd, Z, .. etc..) of the SBM circuit, allowed us to achieve a very stable gain and linearity over a wide range of input power.
The performances of this mixer (SBM) are compared in the table below with that of some recent mixers: The dynamics of an electronic circuit is defined as the power range for which the functioning is satisfactory. For lower levels, the limitation is set by the noise floor. For high levels, the limiting phenomenon is the compression. Therefore the dynamics of a mixer will be as greatest as its Intercept Point of Order 3 and its 1 dB compression point are important.
We note that the CMOS 65 nm technology SBM design witch we proposed is performing well in terms of Conversion Gain, Power Consumption, levels of IIP3 point and 1 dB compression point, noise figure still acceptable.
V. Conclusion
The research work presented in this paper is part of the overall objective; to study the feasibility of a Single Balanced Mixer (SBM) in a RF chain, dedicated to wireless applications; by 65nm CMOS technology, also to see from the simulation results, the performance of this choice compared to recent technologies, and finally to proceed to the implementation of this choice. 
